STATE ASSIGNMENT AND TESTABILITY OF PLA-BASED FINITE STATE MACHINES

被引:1
|
作者
BUONANNO, G
SERRA, M
机构
[1] POLITECN MILAN,DIPARTIMENTO ELETTRON,I-20133 MILAN,ITALY
[2] UNIV VICTORIA,DEPT COMP SCI,VICTORIA V8W 3P6,BC,CANADA
来源
MICROPROCESSING AND MICROPROGRAMMING | 1992年 / 35卷 / 1-5期
关键词
D O I
10.1016/0165-6074(92)90344-7
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The problem of optimal and testable state assignment in PLA-based FSM is discussed. Test sequences generated by a functional test pattern generation method have been used to study the implication of state assignment on the testability of the FSM. Simulation results show that a functional test, generated with no knowledge of the state assignment, allows to obtain almost always a full fault coverage.
引用
收藏
页码:391 / 398
页数:8
相关论文
共 50 条
  • [31] Transient Fault Tolerant State Assignment for Stochastic Computing Based on Linear Finite State Machines
    Ichihara, Hideyuki
    Fukuda, Motoi
    Iwagaki, Tsuyoshi
    Inoue, Tomoo
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2020, E103A (12) : 1464 - 1471
  • [32] On the use of reset to increase the testability of interconnected finite-state machines
    Pomeranz, I
    Reddy, SM
    EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 554 - 559
  • [33] A synthesis for testability scheme for finite state machines using clock control
    Einspahr, KL
    Mehta, SK
    Seth, SC
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (12) : 1780 - 1792
  • [34] FSMTEST - SYNTHESIS FOR TESTABILITY AND TEST-GENERATION OF PLA-BASED FSM
    AVEDILLO, MJ
    QUINTANA, JM
    HUERTAS, JL
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1994, 141 (04): : 221 - 228
  • [35] Quantum-Inspired Evolutionary State Assignment for Synchronous Finite State Machines
    Mello Araujo, Marcos Paulo
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    JOURNAL OF UNIVERSAL COMPUTER SCIENCE, 2008, 14 (15) : 2532 - 2548
  • [36] MUSTANG - STATE ASSIGNMENT OF FINITE STATE MACHINES TARGETING MULTILEVEL LOGIC IMPLEMENTATIONS
    DEVADAS, S
    MA, HK
    NEWTON, AR
    SANGIOVANNIVINCENTELLI, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (12) : 1290 - 1300
  • [37] State Assignment of Finite-State Machines by Using the Values of Input Variables
    Salauyou, Valery
    Ostapczuk, Michal
    COMPUTER INFORMATION SYSTEMS AND INDUSTRIAL MANAGEMENT (CISIM 2017), 2017, 10244 : 592 - 603
  • [38] Low Power Synthesis of Finite State Machines - State Assignment Decomposition Algorithm
    Kajstura, Krzysztof
    Kania, Dariusz
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (03)
  • [39] State Assignment for Fault Tolerant Stochastic Computing with Linear Finite State Machines
    Ichihara, Hideyuki
    Fukuda, Motoi
    Iwagaki, Tsuyoshi
    Inoue, Tomoo
    2017 INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA), 2017, : 156 - 161
  • [40] EFFICIENT STATE REDUCTION METHODS FOR PLA-BASED SEQUENTIAL-CIRCUITS
    AVEDILLO, MJ
    QUINTANA, JM
    HUERTAS, JL
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1992, 139 (06): : 491 - 500