ANALYSIS OF THE SWITCHING SPEED OF A SUBMICROMETER-GATE CMOS-SOS INVERTER

被引：6
|
作者：
MAYER, DC
PERKINS, WE
机构：
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1981年 / 28卷 / 07期
关键词：
D O I：
10.1109/T-ED.1981.20449
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：886 / 888
页数：3
相关论文
共 38 条
  • [21] Optimal design of high speed symmetric switching CMOS inverter using hybrid harmony search with differential evolution
    Bishnu Prasad De
    R. Kar
    D. Mandal
    S. P. Ghoshal
    Soft Computing, 2016, 20 : 3699 - 3717
  • [22] Optimal design of high speed symmetric switching CMOS inverter using hybrid harmony search with differential evolution
    De, Bishnu Prasad
    Kar, R.
    Mandal, D.
    Ghoshal, S. P.
    SOFT COMPUTING, 2016, 20 (09) : 3699 - 3717
  • [23] Crosstalk analysis of simultaneously switching inductively and capacitively coupled interconnects driven by CMOS gate
    Kaushik, B. K.
    Sarkar, S.
    Agarwal, R. P.
    Joshi, R. C.
    THIRD INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES 2007, PROCEEDINGS, 2007, : 285 - +
  • [24] Analysis of CMOS Logic Inverter Based on Gate-All-Around Field-Effect Transistors with the Strained-Silicon Layer for Improving the Switching Performances
    Lee, Sang Ho
    Cho, Min Su
    Jung, Jun Hyeok
    Jang, Won Douk
    Mun, Hye Jin
    Jang, Jaewon
    Bae, Jin-Hyuk
    Kang, In Man
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2020, 20 (11) : 6632 - 6637
  • [25] High-Speed Searching of Optimum Switching Pattern for Digital Active Gate Drive Circuit of Full Bridge Inverter Circuit
    Cheng, Yu Shan
    Mannen, Tomoyuki
    Wada, Keiji
    Miyazaki, Koutaro
    Takamiya, Makoto
    Sakurai, Takayasu
    THIRTY-FOURTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2019), 2019, : 2740 - 2745
  • [26] Low loss and high speed IGBT gate driver using the reverse current limiting technique of diode recovery for a hard switching inverter
    Jung, YC
    Cho, GH
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1996, 81 (03) : 321 - 336
  • [27] Design and analysis of power-CMOS-gate-based switched-capacitor boost DC-AC inverter
    Chang, YH
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (10) : 1998 - 2016
  • [28] Design and analysis of power-CMOS-gate-based switched-capacitor boost DC-AC inverter
    Chang, Yuen-Haw
    IEEE Transactions on Circuits and Systems I: Regular Papers, 2004, 51 (10): : 1998 - 2016
  • [29] Power and Delay Analysis of Junction-less Double Gate CMOS Inverter in Near and Sub-threshold Regime
    Sen, Dipanjan
    Banik, Bijit
    Roy, Swarnil
    PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 367 - 372
  • [30] A Time-Segmented Resonant Gate Driver Analysis for Loss, Speed, and SiC Switching Performance Trioptimization
    Peng, Han
    Peng, Hao
    Dang, Ziyue
    Chen, Yu
    Kang, Yong
    Liu, Xudan
    He, Maojun
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2021, 9 (02) : 2212 - 2226
1234