ANALYSIS OF THE SWITCHING SPEED OF A SUBMICROMETER-GATE CMOS-SOS INVERTER

被引：6
|
作者：
MAYER, DC
PERKINS, WE
机构：
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1981年 / 28卷 / 07期
关键词：
D O I：
10.1109/T-ED.1981.20449
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：886 / 888
页数：3
相关论文
共 38 条
  • [11] ULTRAHIGH UPSET, MEGARAD-HARD SI-GATE CMOS-SOS CODE GENERATOR
    PALKUTI, LJ
    KAISER, HW
    PRIDGEN, JI
    WILSON, BJ
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1978, 25 (06) : 1181 - 1186
  • [12] SUBFEMTOJOULE DEEP SUBMICROMETER-GATE CMOS BUILT IN ULTRA-THIN SI FILM ON SIMOX SUBSTRATES
    MIKI, H
    OHMAMEUDA, T
    KUMON, M
    ASADA, K
    SUGANO, T
    OMURA, Y
    IZUMI, K
    SAKAI, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (02) : 373 - 377
  • [13] A HIGH-SPEED AND HIGHLY UNIFORM SUBMICROMETER-GATE BPLDD GAAS-MESFET FOR GAAS LSIS
    NODA, M
    HOSOGI, K
    OKU, T
    NISHITANI, K
    OTSUBO, M
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (04) : 757 - 766
  • [14] HIGH-SPEED CMOS-SOS ICS FABRICATED USING X-RAY-LITHOGRAPHY
    STOVER, HL
    HAUSE, FL
    MCGREIVY, D
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY, 1979, 16 (06): : 1635 - 1639
  • [15] Increased CMOS inverter switching speed with asymmetrical doping
    Akturk, A
    Goldsman, N
    Metze, G
    SOLID-STATE ELECTRONICS, 2003, 47 (02) : 185 - 192
  • [16] HIGH-SPEED LOGIC AT 300-K WITH SELF-ALIGNED SUBMICROMETER-GATE GAAS-MESFETS
    SADLER, RA
    EASTMAN, LF
    IEEE ELECTRON DEVICE LETTERS, 1983, 4 (07) : 215 - 217
  • [17] Improved Switching Speed of a CMOS Inverter Using Work-Function Modulation Engineering
    Jena, Biswajit
    Dash, Sidhartha
    Mishra, Guru Prasad
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (06) : 2422 - 2429
  • [18] PSO with aging leader and challengers for optimal design of high speed symmetric switching CMOS inverter
    Bishnu Prasad De
    R. Kar
    D. Mandal
    S. P. Ghoshal
    International Journal of Machine Learning and Cybernetics, 2017, 8 : 1403 - 1422
  • [19] PSO with aging leader and challengers for optimal design of high speed symmetric switching CMOS inverter
    De, Bishnu Prasad
    Kar, R.
    Mandal, D.
    Ghoshal, S. P.
    INTERNATIONAL JOURNAL OF MACHINE LEARNING AND CYBERNETICS, 2017, 8 (04) : 1403 - 1422
  • [20] Designing and Reliability Analysis of Radiation Hardened Stacked Gate Junctionless FinFET and CMOS Inverter
    Sehgal, Himani Dua
    Pratap, Yogesh
    Kabra, Sneha
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2023, 23 (02) : 249 - 256
1234