Elimination of charge-enhancement effects in GaAs FETs with a low-temperature grown GaAs buffer layer

被引：22
|
作者：
McMorrow, D
Weatherford, TR
Curtice, WR
Knudson, AR
Buchner, S
Melinger, JS
Tran, LH
Campbell, AB
机构：
[1] Naval Research Laboratory, Washington
来源：
IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 1995年 / 42卷 / 06期
关键词：
D O I：
10.1109/23.488787
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The use of a low temperature grown GaAs (LT GaAs) buffer layer in GaAs FETs is shown via computer simulation and experimental measurement to reduce ion-induced charge collection by two to three orders of magnitude. This reduction in collected charge is associated with the efficient reduction of charge-enhancement mechanisms in the FETs. Error rate calculations indicate that the soft error rate of LT GaAs integrated circuits will be reduced by several orders of magnitude when compared to conventional FET-based GaAs ICs.
引用
收藏
页码：1837 / 1843
页数：7
相关论文
共 50 条
  • [31] EVIDENCE FOR SUPERCONDUCTIVITY IN LOW-TEMPERATURE GROWN GAAS - COMMENT
    STRONGIN, M
    MILLER, DL
    PHYSICAL REVIEW LETTERS, 1992, 68 (04) : 550 - 550
  • [32] THE ELIMINATION OF CHANNEL DEPLETION CAUSED BY SURFACE LOW-TEMPERATURE GAAS IN A GAAS MISFET STRUCTURE
    HWANG, Y
    YIN, WL
    LEE, JH
    ZHANG, T
    KOLBAS, RH
    MISHRA, UK
    JOURNAL OF ELECTRONIC MATERIALS, 1990, 19 (07) : 15 - 15
  • [33] Effect of a low-temperature thin buffer layer on the strain accommodation of In0.25Ga0.75As grown on a GaAs(001) substrate
    Zhang, ZC
    Chen, YH
    Yang, SY
    Zhang, FQ
    Ma, BS
    Xu, B
    Zeng, YP
    Wang, ZG
    Zhang, XP
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2003, 18 (11) : 955 - 959
  • [34] Use of annealed low-temperature grown GaAs as a selective photoetch-stop layer
    Chen, EH
    McInturff, DT
    Chin, TP
    Melloch, MR
    Woodall, JM
    APPLIED PHYSICS LETTERS, 1996, 68 (12) : 1678 - 1680
  • [35] Potential profile measurement of GaAs MESFETs passivated with low-temperature grown GaAs layer by Kelvin probe force microscopy
    Matsunami, K
    Takeyama, T
    Usunami, T
    Kishimoto, S
    Maezawa, K
    Mizutani, T
    Tomizawa, M
    Schmid, P
    Lipka, KM
    Kohn, E
    SOLID-STATE ELECTRONICS, 1999, 43 (08) : 1547 - 1553
  • [36] Capacitance behavior of GaAs-MIS structures with low-temperature grown GaAs dielectric
    Luo, JK
    Westwood, D
    Thoms, H
    Morgan, DV
    JOURNAL OF ELECTRONIC MATERIALS, 1996, 25 (12) : 1832 - 1836
  • [37] APPLICATION OF LOW-TEMPERATURE GAAS TO GAAS/SI
    FUJIOKA, H
    SOHN, H
    WEBER, ER
    VERMA, A
    JOURNAL OF ELECTRONIC MATERIALS, 1993, 22 (12) : 1511 - 1514
  • [38] Charge-enhancement mechanisms of GaAs field-effect transistors: experiment and simulation
    Naval Research Lab, Washington, United States
    IEEE Trans Nucl Sci, 3 pt 3 (1494-1500):
  • [39] Bistability of charge accumulated in low-temperature-grown GaAs
    Brounkov, PN
    Chaldyshev, VV
    Suvorova, AA
    Bert, NA
    Konnikov, SG
    Chernigovskii, AV
    Preobrazhenskii, VV
    Putyato, MA
    Semyagin, BR
    APPLIED PHYSICS LETTERS, 1998, 73 (19) : 2796 - 2798
  • [40] Charge-enhancement mechanisms of GaAs field-effect transistors: Experiment and simulation
    McMorrow, D
    Melinger, JS
    Knudson, AR
    Buchner, S
    Tran, LH
    Campbell, AB
    Curtice, WR
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1998, 45 (03) : 1494 - 1500
12345