PROCESSOR ARCHITECTURE .2.

被引：0

作者：

CORTADELLA, J ^{[1
]}

机构：

[1] UNIV POLITECN CATALUNYA,BARCELONA,SPAIN

来源：

MICROPROCESSING AND MICROPROGRAMMING | 1993年 / 38卷 / 1-5期

关键词：

D O I：

10.1016/0165-6074(93)90135-8

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：131 / 131

页数：1

共 50 条

[31] ARCHITECTURE FOR EXPORT .2. CLIMATE
KONYA, A
ARCHITECTS JOURNAL, 1978, 168 (34): : 340 - 351
[32] ARCHITECTURE AS ARTIFACT .2. A RESPONSE
GILMAN, PA
AMERICAN ANTIQUITY, 1989, 54 (04) : 834 - 836
[33] GPS .2. RECEIVER ARCHITECTURE
MATTOS, P
ELECTRONICS WORLD & WIRELESS WORLD, 1993, (1682): : 29 - 32
[34] WHAT STYLE IS IT + ARCHITECTURE .2.
POPPELIERS, J
CHAMBERS, SA
SCHWARTZ, NB
HISTORIC PRESERVATION, 1976, 28 (03): : 34 - 43
[35] Multicore Processor - Architecture and Programming
Sudha, N.
2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
[36] A parallel processor architecture for prefetching
Kim, SM
Manoharan, S
I-SPAN 2000: INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES ALGORITHMS AND NETWORKS, PROCEEDINGS, 2000, : 254 - 259
[37] THE COUNTERFLOW PIPELINE PROCESSOR ARCHITECTURE
SPROULL, RF
SUTHERLAND, IE
MOLNAR, CE
IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (03): : 48 - 59
[38] THE ARCHITECTURE OF THE VAX VECTOR PROCESSOR
BHANDARKAR, D
BRUNNER, R
CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : S15 - S21
[39] ARCHITECTURE OF AN ADVANCED SIGNAL PROCESSOR
TOWNSEND, SE
PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1981, 298 : 92 - 99
[40] A new Quantum Processor Architecture
Joseph, Michael
Elleithy, Khaled
Mohamed, Mohamed
2019 IEEE 10TH ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS & MOBILE COMMUNICATION CONFERENCE (UEMCON), 2019, : 483 - 487