PROCESSOR ARCHITECTURE .2.

被引：0

作者：

CORTADELLA, J ^{[1
]}

机构：

[1] UNIV POLITECN CATALUNYA,BARCELONA,SPAIN

来源：

MICROPROCESSING AND MICROPROGRAMMING | 1993年 / 38卷 / 1-5期

关键词：

D O I：

10.1016/0165-6074(93)90135-8

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：131 / 131

页数：1

共 50 条

[21] Parallel multithreaded architecture - a new processor architecture
Xiaoxing Weixing Jisuanji Xitong, 12 (8-13):
[22] THE EXPRESSION PROCESSOR - A PIPELINED, MULTIPLE-PROCESSOR ARCHITECTURE
VANAKEN, JR
ZICK, GL
IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (08) : 525 - 536
[23] The use of vector instructions of a processor architecture for emulating the vector instructions of another processor architecture
K. A. Batuzov
Programming and Computer Software, 2017, 43 : 366 - 372
[24] The use of vector instructions of a processor architecture for emulating the vector instructions of another processor architecture
Batuzov, K. A.
PROGRAMMING AND COMPUTER SOFTWARE, 2017, 43 (06) : 366 - 372
[25] ASAP - A 2D DFT VLSI processor and architecture
Mellott, JD
Lewis, M
Taylor, F
Coffield, P
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2, 1996, : 261 - 264
[26] AN IBM 2ND GENERATION RISC PROCESSOR ARCHITECTURE
GROVES, RD
OEHLER, R
PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 134 - 137
[27] A new RISC processor architecture for MPEG-2 decoding
Yamada, K
Kojima, M
Shimizu, T
Sato, F
Mizuno, T
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2002, 48 (01) : 143 - 150
[28] ASAP - A 2D DFT VLSi processor and architecture
Mellott, JD
Lewis, M
Taylor, F
Coffield, P
1996 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, CONFERENCE PROCEEDINGS, VOLS 1-6, 1996, : 3280 - 3283
[29] ARCHITECTURE AS ARTIFACT .2. A COMMENT
WILSHUSEN, RH
AMERICAN ANTIQUITY, 1989, 54 (04) : 826 - 833
[30] ARCHITECTURE WITH PEOPLE .2. ROOMS
YUDELL, MR
DESIGN QUARTERLY, 1978, (109) : 24 - 25

← 1 2 3 4 5 →