DEEP-SUBMICRON CMOS WARMS UP TO HIGH-SPEED LOGIC

被引：8
|
作者：
MASAKI, A
机构：
[1] Device Development Center Hitachi. Ltd., Tokyo
来源：
IEEE CIRCUITS AND DEVICES MAGAZINE | 1992年 / 8卷 / 06期
关键词：
D O I：
10.1109/101.167508
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
[No abstract available]
引用
收藏
页码：18 / 24
页数：7
相关论文
共 50 条
  • [31] Challenges to accuracy for the design of deep-submicron RF-CMOS circuits
    Yoshitomi, Sadayuki
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 438 - 441
  • [32] Gate delay time evaluation structure for deep-submicron CMOS LSIs
    Nishimura, K
    Urano, M
    Ino, M
    Takeya, K
    Ishihara, T
    Kado, Y
    Inokawa, H
    ICMTS 1996 - 1996 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, PROCEEDINGS, 1996, : 135 - 138
  • [33] An evaluation of deep-submicron CMOS design optimized for operation at 77 K
    Foty, Daniel
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2006, 49 (02) : 97 - 105
  • [34] Degradation of CMOS image sensors in deep-submicron technology due to γ-irradiation
    Rao, Padmakumar R.
    Wang, Xinyang
    Theuwissen, Albert J. P.
    SOLID-STATE ELECTRONICS, 2008, 52 (09) : 1407 - 1413
  • [35] Estimation of the defective IDDQ caused by shorts in deep-submicron CMOS ICs
    Rodriguez-Montanes, R
    Figueras, J
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 490 - 494
  • [36] An evaluation of deep-submicron CMOS design optimized for operation at 77 K
    Daniel Foty
    Analog Integrated Circuits and Signal Processing, 2006, 49 : 97 - 105
  • [37] FABRICATION AND DELAY-TIME ANALYSIS OF DEEP-SUBMICRON CMOS DEVICES
    NARA, Y
    DEURA, M
    GOTO, K
    YAMAZAKI, T
    FUKANO, T
    SUGII, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (03) : 293 - 298
  • [38] Dual-metal gate technology for deep-submicron CMOS transistors
    Lu, Q
    Yee, YC
    Ranade, P
    Takeuchi, H
    King, TJ
    Hu, CM
    Song, SC
    Luan, HF
    Kwong, DL
    2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 72 - 73
  • [39] A spice-like reliability model for deep-submicron CMOS technology
    Cui, Z
    Liou, JJ
    SOLID-STATE ELECTRONICS, 2005, 49 (10) : 1702 - 1707
  • [40] Realizing Deep-Submicron Gap Spacing for CMOS-MEMS Resonators
    Li, Ming-Huang
    Chen, Wen-Chien
    Li, Sheng-Shian
    IEEE SENSORS JOURNAL, 2012, 12 (12) : 3399 - 3407
12345