A 54 X 54-B REGULARLY STRUCTURED TREE MULTIPLIER

被引：62

作者：

GOTO, G ^{[1
]}

SATO, T ^{[1
]}

NAKAJIMA, M ^{[1
]}

SUKEMURA, T ^{[1
]}

机构：

[1] FUJITSU LTD,NAKAHARA KU,KAWASAKI 211,JAPAN

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1992年 / 27卷 / 09期

关键词：

D O I：

10.1109/4.149426

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 54 x 54-b parallel multiplier is implemented in 0.8-mu-m CMOS using the new, regularly structured tree (RST) design approach. The circuit is basically a Wallace tree, but the tree and the set of partial-product-bit generators are combined into a recurring block which generates seven partial-product bits and compresses them to a pair of bits for the sum and carry signals. This block is used repeatedly to construct an RST block in which even wiring among blocks included in wire shifters is designed as recurring units. By using recurring wire shifters, we can expand the level of repeated blocks to cover the entire adder tree, which simplifies the complicated Wallace tree wiring scheme. In addition to design time savings, layout density is increased by 70% to 6400 transistors/mm2, and the multiplication time is decreased by 30% to 13 ns.

引用

页码：1229 / 1236

页数：8

共 19 条

[1] A DATA-PATH MULTIPLIER WITH AUTOMATIC INSERTION OF PIPELINE STAGES [J].