INFLUENCE OF MEMORY-SYSTEMS ON VECTOR PROCESSOR PERFORMANCE

被引：1
作者：
WINTER, DT
机构：
[1] Centre for Mathematics and Computer Science, 1009 AB Amsterdam
来源：
APPLIED NUMERICAL MATHEMATICS | 1992年 / 10卷 / 01期
关键词：
MEMORY SYSTEM; CACHE MEMORIES; PERFORMANCE ANALYSIS; VECTOR PROCESSORS;
D O I：
10.1016/0168-9274(92)90055-I
中图分类号：
O29 [应用数学];
学科分类号：
070104 ;
摘要：
This paper describes the influence of memory systems on the speed of vector operations on vector processors. In particular, attention is focused on low-level vector operations rather than on complete programs. Experiments have been done on six different machines and the results are analyzed.
引用
收藏
页码：59 / 72
页数：14
相关论文
共 50 条
  • [31] USING PROCESSOR-CACHE AFFINITY INFORMATION IN SHARED-MEMORY MULTIPROCESSOR SCHEDULING
    SQUILLANTE, MS
    LAZOWSKA, ED
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1993, 4 (02) : 131 - 143
  • [32] Mitigating Memory Wall Effects in High-Clock-Rate and Multicore CMOS 3-D Processor Memory Stacks
    Jacob, Philip
    Zia, Aamir
    Erdogan, Okan
    Belemjian, Paul M.
    Kim, Jin-Woo
    Chu, Michael
    Kraft, Russell P.
    McDonald, John F.
    Bernstein, Kerry
    PROCEEDINGS OF THE IEEE, 2009, 97 (01) : 108 - 122
  • [33] Performance evaluation of network processor architectures:: combining simulation with analytical estimation
    Chakraborty, S
    Künzli, S
    Thiele, L
    Herkersdorf, A
    Sagmeister, P
    COMPUTER NETWORKS, 2003, 41 (05) : 641 - 665
  • [34] A PERFORMANCE EVALUATION OF THE NEHALEM QUAD-CORE PROCESSOR FOR SCIENTIFIC COMPUTING
    Barker, Kevin J.
    Davis, Kei
    Hoisie, Adolfy
    Kerbyson, Darren J.
    Lang, Mike
    Pakin, Scott
    Sancho, Jose Carlos
    PARALLEL PROCESSING LETTERS, 2008, 18 (04) : 453 - 469
  • [35] Performance analysis of the simultaneous optical multi-processor exchange bus
    Katsinis, C
    PARALLEL COMPUTING, 2001, 27 (08) : 1079 - 1115
  • [36] Analytical modelling and evaluation of generalized processor sharing systems with heterogeneous traffic
    Jin, Xiaolong
    Min, Geyong
    INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2008, 21 (06) : 571 - 586
  • [37] Fairness via Source Throttling: A Configurable and High-Performance Fairness Substrate for Multicore Memory Systems
    Ebrahimi, Eiman
    Lee, Chang Joo
    Mutlu, Onur
    Patt, Yale N.
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 2012, 30 (02):
  • [38] Influence of different abstractions on the performance analysis of distributed hard real-time systems
    Perathoner, Simon
    Wandeler, Ernesto
    Thiele, Lothar
    Hamann, Arne
    Schliecker, Simon
    Henia, Rafik
    Racu, Razvan
    Ernst, Rolf
    Gonzalez Harbour, Michael
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2009, 13 (1-2) : 27 - 49
  • [39] Influence of different abstractions on the performance analysis of distributed hard real-time systems
    Simon Perathoner
    Ernesto Wandeler
    Lothar Thiele
    Arne Hamann
    Simon Schliecker
    Rafik Henia
    Razvan Racu
    Rolf Ernst
    Michael González Harbour
    Design Automation for Embedded Systems, 2009, 13 : 27 - 49
  • [40] Transactive Memory Systems: A Mechanistic Analysis of Emergent Group Memory
    Theiner G.
    Review of Philosophy and Psychology, 2013, 4 (1) : 65 - 89
12345