INFLUENCE OF MEMORY-SYSTEMS ON VECTOR PROCESSOR PERFORMANCE

被引：1
|
作者：
WINTER, DT
机构：
[1] Centre for Mathematics and Computer Science, 1009 AB Amsterdam
来源：
APPLIED NUMERICAL MATHEMATICS | 1992年 / 10卷 / 01期
关键词：
MEMORY SYSTEM; CACHE MEMORIES; PERFORMANCE ANALYSIS; VECTOR PROCESSORS;
D O I：
10.1016/0168-9274(92)90055-I
中图分类号：
O29 [应用数学];
学科分类号：
070104 ;
摘要：
This paper describes the influence of memory systems on the speed of vector operations on vector processors. In particular, attention is focused on low-level vector operations rather than on complete programs. Experiments have been done on six different machines and the results are analyzed.
引用
收藏
页码：59 / 72
页数：14
相关论文
共 50 条
  • [1] A Minimal RISC-V Vector Processor for Embedded Systems
    Johns, Matthew
    Kazmierski, Tom J.
    PROCEEDINGS OF THE 2020 FORUM FOR SPECIFICATION AND DESIGN LANGUAGES (FDL), 2020,
  • [2] The synergy between power-aware memory systems and processor voltage scaling
    Fan, XB
    Ellis, CS
    Lebeck, AR
    POWER- AWARE COMPUTER SYSTEMS, 2004, 3164 : 164 - 179
  • [3] Performance analysis of a state vector quantum circuit simulation on A64FX processor
    Tsuji, Miwako
    Sato, Mitsuhisa
    2022 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING (CLUSTER 2022), 2022, : 563 - 572
  • [4] MIMO Receiver and Decoder Using Vector Processor
    Rajeshwari, B.
    Veena, K.
    TENCON 2017 - 2017 IEEE REGION 10 CONFERENCE, 2017, : 1225 - 1230
  • [5] Implementing the scale vector-thread processor
    Krashinsky, Ronny
    Batten, Christopher
    Asanovic, Krste
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2008, 13 (03)
  • [6] Towards Low-Power Embedded Vector Processor
    Stanic, Milan
    Palomar, Oscar
    Hayes, Timothy
    Ratkovic, Ivan
    Unsal, Osman
    Cristal, Adrian
    PROCEEDINGS OF THE ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS (CF'16), 2016, : 339 - 342
  • [7] TRiM: Enhancing Processor-Memory Interfaces with Scalable Tensor Reduction in Memory
    Park, Jaehyun
    Kim, Byeongho
    Yun, Sungmin
    Lee, Eojin
    Rhu, Minsoo
    Ahn, Jung Ho
    PROCEEDINGS OF 54TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO 2021, 2021, : 268 - 281
  • [8] Balancing the performance of block multithreaded distributed-memory systems
    Zuberek, W. M.
    SIMULATION MODELLING PRACTICE AND THEORY, 2011, 19 (05) : 1318 - 1329
  • [9] Variation Tolerant Design of a Vector Processor for Recognition, Mining and Synthesis
    Kozhikkottu, Vivek
    Venkataramani, Swagath
    Raghunathan, Anand
    Dey, Sujit
    PROCEEDINGS OF THE 2014 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2014, : 239 - 244
  • [10] Performance-driven processor allocation
    Corbalan, J
    Martorell, X
    Labarta, J
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2005, 16 (07) : 599 - 611
12345