PROGRAMMABLE LOGIC-ARRAYS

被引：2

作者：

PROUDFOOT, JT

机构：

来源：

ELECTRONICS AND POWER | 1980年 / 26卷 / 11期

关键词：

PROGRAMMABLE LOGIC ARRAYS;

D O I：

10.1049/ep.1980.0452

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This article describes the attractions for using programmable logic arrays and discusses some of the possible reasons for their lack of popularity.

引用

页码：883 / 887

页数：5

共 50 条

[41] DESIGN OF AUTOMATA USING PROGRAMMABLE LOGIC-ARRAYS WITH MEMORY
SKLYAROV, VA
CYBERNETICS, 1984, 20 (06): : 840 - 848
[42] COMPLETE CHECKING OF PROGRAMMABLE LOGIC-ARRAYS .1.
NOVIKOV, YA
AUTOMATION AND REMOTE CONTROL, 1984, 45 (06) : 809 - 815
[43] IMPLEMENTATION OF AN HEURISTIC METHOD FOR SYNTHESIZING PROGRAMMABLE LOGIC-ARRAYS
PEREZ, JMS
RUBIO, JB
REVISTA DE INFORMATICA Y AUTOMATICA, 1986, 19 (04): : 38 - 44
[44] EMULATION OF DATA COMMUNICATION MULTIPLEXER ON PROGRAMMABLE LOGIC-ARRAYS
YAKUBAITIS, EA
LEMBERSKIJ, IG
PODKORITOV, MP
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1979, (06): : 1 - 10
[45] BUILT-IN TEST FOR FOLDED PROGRAMMABLE LOGIC-ARRAYS
BREUER, MA
SAHEBAN, F
MICROPROCESSORS AND MICROSYSTEMS, 1987, 11 (06) : 319 - 329
[46] FOLDABLE COMPATIBILITY MATRIX FOR THE FOLDING OF PROGRAMMABLE LOGIC-ARRAYS
BISWAS, NN
INTERNATIONAL JOURNAL OF ELECTRONICS, 1986, 61 (01) : 97 - 103
[47] AN EASILY TESTABLE DESIGN OF PROGRAMMABLE LOGIC-ARRAYS FOR MULTIPLE FAULTS
SALUJA, KK
KINOSHITA, K
FUJIWARA, H
IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (11) : 1038 - 1046
[48] PROGRAM - FOLD-PLA - FOLDING OF PROGRAMMABLE LOGIC-ARRAYS
HUELSMAN, LP
IEEE CIRCUITS & DEVICES, 1992, 8 (01): : 5 - 6
[49] HEURISTIC TEST-PATTERN GENERATOR FOR PROGRAMMABLE LOGIC-ARRAYS
EICHELBERGER, EB
LINDBLOOM, E
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1980, 24 (01) : 15 - 22
[50] A DESIGN OF PROGRAMMABLE LOGIC-ARRAYS WITH RANDOM PATTERN-TESTABILITY
FUJIWARA, H
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 5 - 10

← 1 2 3 4 5 →