共 50 条
- [43] Dual salicide and self-aligned metal gate formation for sub-0.25μm CMOS technologies using CMP CHEMICAL MECHANICAL PLANARIZATION IN INTEGRATED CIRCUIT DEVICE MANUFACTURING, 1998, 98 (07): : 19 - 25
- [46] Improved Ti self-aligned silicide technology using high dose Ge pre-amorphization for 0.10 μm CMOS and beyond JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1999, 38 (4B): : 2238 - 2242
- [48] Titanium self-aligned silicide process fabrication issues for deep sub-micron CMOS devices PHYSICS OF SEMICONDUCTOR DEVICES, VOLS 1 AND 2, 1998, 3316 : 957 - 966