13000 GATE ECL COMPATIBLE GAAS GATE ARRAY

被引：0
|
作者：
LARKINS, B
CANAGA, S
LEE, G
TERRELL, B
DEYHIMY, I
机构：
来源：
PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：433 / 436
页数：4
相关论文
共 50 条
  • [21] 2K-GATE GAAS GATE ARRAY WITH A WN GATE SELF-ALIGNMENT FET PROCESS.
    Toyoda, Nobuyuki
    Uchitomi, Naotaka
    Kitaura, Yoshiaki
    Mochizuki, Masao
    Kanazawa, Katsue
    Terada, Toshiyuki
    Ikawa, Yasuo
    Hojo, Akimichi
    IEEE Journal of Solid-State Circuits, 1985, SC-20 (05)
  • [22] A SUBNANOSECOND 2000-GATE ARRAY WITH ECL-100K COMPATIBILITY
    SATO, F
    TAKAHASHI, T
    MISAWA, H
    KIMURA, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (01) : 5 - 9
  • [23] Design of Quaternary ECL Q Gate
    庄南
    JournalofComputerScienceandTechnology, 1991, (01) : 32 - 36
  • [24] DENSITY TRIPLED IN ECL GATE ARRAYS
    CARUSO, D
    ELECTRONICS, 1986, 59 (01): : 90 - &
  • [25] NEW ECL GATE IN BIFET PROCESS
    OKLOBDZIJA, VG
    ELECTRONICS LETTERS, 1993, 29 (23) : 2029 - 2030
  • [26] ECL-CML GATE ARRAY SPEEDS SUPERMINIS WHILE SAVING SPACE AND POWER
    COX, R
    ELECTRONICS, 1984, 57 (13): : 137 - 140
  • [27] GAAS HETEROJUNCTION BIPOLAR 1K GATE ARRAY
    YUAN, H
    MCLEVIGE, WV
    SHIH, HD
    HEARN, AS
    ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 42 - 43
  • [28] A 1-K ECL GATE ARRAY IMPLEMENTED WITH FULLY SELF-ALIGNED ALGAAS GAAS HETEROJUNCTION BIPOLAR-TRANSISTORS
    HAYAMA, N
    TOMONOH, Y
    TAKAHASHI, H
    HONJO, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (10) : 1121 - 1126
  • [29] HIGH-SPEED AND LARGE-INTEGRATION BICMOS GATE ARRAY WITH ECL INTERFACING
    DENDA, A
    YAMADA, K
    OKAMURA, H
    AOKI, N
    IRUKA, M
    MIURA, K
    KUSUNOSE, N
    OGAWA, H
    SAIGO, S
    NEC RESEARCH & DEVELOPMENT, 1989, (95): : 31 - 37
  • [30] TRIQUINT GAAS GATE ARRAY TOGGLES AT RATES TO 1 GHZ
    PENQUE, L
    ELECTRONIC PRODUCTS MAGAZINE, 1987, 30 (09): : 57 - 57
12345