A 6K-GATE GAAS GATE ARRAY WITH A NEW LARGE-NOISE-MARGIN SLCF CIRCUIT

被引：6
作者：
TERADA, T
IKAWA, Y
KAMEYAMA, A
KAWAKYU, K
SASAKI, T
KITAURA, Y
ISHIDA, K
NISHIHORI, K
TOYODA, N
机构：
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1987年 / 22卷 / 05期
关键词：
D O I：
10.1109/JSSC.1987.1052810
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：755 / 761
页数：7
相关论文
共 44 条
  • [31] A new 4D chaotic system with hidden attractor and its engineering applications: Analog circuit design and field programmable gate array implementation
    Hamid Reza Abdolmohammadi
    Abdul Jalil M Khalaf
    Shirin Panahi
    Karthikeyan Rajagopal
    Viet-Thanh Pham
    Sajad Jafari
    Pramana, 2018, 90
  • [32] Proposal and Analysis of a High Read and Write Noise Margin 6T-SRAM Cell Using Novel Core Insulator Double-Gate (CIDG) MOSFETs
    Jaiswal, Sushmita
    Gupta, Santosh Kumar
    JOURNAL OF ELECTRONIC MATERIALS, 2024, 53 (12) : 8087 - 8097
  • [33] A 12-ps-resolution digital variable-delay macro cell on GaAs 100 K-gates gate array using a meshed air bridge structure
    Ohta, A
    Higashisaka, N
    Heima, T
    Hisaka, T
    Nakano, H
    Ohmura, R
    Takagi, T
    Tanino, N
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (01) : 33 - 41
  • [34] Analysis on Static Noise Margin Improvement in 40nm 6T-SRAM with Post-Process Local Electron Injected Asymmetric Pass Gate Transistor
    Miyaji, Kousuke
    Kobayashi, Daisuke
    Takeuchi, Ken
    Miyano, Shinji
    2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [35] LOW-POWER 2K-CELL SDFL GATE ARRAY AND DCFL CIRCUITS USING GAAS SELF-ALIGNED E/D MESFET'S.
    Vu, Tho T.
    Nelson, Roderick D.
    Lee, Gary M.
    Roberts, Peter C.T.
    Lee, Kang W.
    Swanson, Stephen K.
    Peczalski, Andrzej
    Betten, William R.
    Hanka, Steven A.
    Helix, Max J.
    Vold, Peter J.
    Lee, Gi Young
    Jamison, Stephen A.
    Arsenault, Christopher A.
    Karwoski, Susan M.
    IEEE Journal of Solid-State Circuits, 1987, 23 (01)
  • [36] FMAX/VMIN and noise margin impacts of aging on domino read, static write, and retention of 8T 1R1W SRAM arrays in 22nm high-k/metal-gate tri-gate CMOS
    Kulkarni, Jaydeep P.
    Tokunaga, Carlos
    Cho, Minki
    Khellah, Muhammad M.
    Tschanz, James W.
    De, Vivek K.
    2017 SYMPOSIUM ON VLSI TECHNOLOGY, 2017, : C116 - C117
  • [37] FMAX / VMIN and noise margin impacts of aging on domino read, static write, and retention of 8T 1R1W SRAM arrays in 22nm high-k/metal-gate tri-gate CMOS
    Kulkarni, Jaydeep P.
    Tokunaga, Carlos
    Cho, Minki
    Khellah, Muhammad M.
    Tschanz, James W.
    De, Vivek K.
    2017 SYMPOSIUM ON VLSI CIRCUITS, 2017, : C116 - C117
  • [38] A New Silane-Ammonia Surface Passivation Technology for Realizing Inversion-Type Surface-Channel GaAs N-MOSFET with 160 nm Gate Length and High-Quality Metal-Gate/High-k Dielectric Stack
    Chin, Hock-Chun
    Zhu, Ming
    Lee, Zhi-Chien
    Liu, Xinke
    Tan, Kian-Ming
    Lee, Hock Koon
    Shi, Luping
    Tang, Lei-Jun
    Tung, Chih-Hang
    Lo, Guo-Qiang
    Tan, Leng-Seow
    Yeo, Yee-Chia
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 383 - +
  • [39] A WAFER-SCALE-LEVEL SYSTEM INTEGRATED LSI CONTAINING 11 4-MB DRAMS, 6 64-KB SRAMS, AND AN 18K-GATE ARRAY
    SATO, K
    KOBAYASHI, M
    HIDA, H
    MIYAZAWA, H
    SHIRAI, Y
    FUJITA, K
    NAKAO, T
    ISHIHARA, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (11) : 1608 - 1613
  • [40] New high-k SrTa2O6 gate dielectrics prepared by plasma-enhanced atomic layer chemical vapor deposition
    Chae, Byung-Gyu
    Lee, Won-Jae
    You, In-Kyu
    Ryu, Sang-Ouk
    Jung, Moon-Youn
    Yu, Byoung-Gon
    Japanese Journal of Applied Physics, Part 2: Letters, 2002, 41 (6 B):
12345