A 6K-GATE GAAS GATE ARRAY WITH A NEW LARGE-NOISE-MARGIN SLCF CIRCUIT

被引：6
|
作者：
TERADA, T
IKAWA, Y
KAMEYAMA, A
KAWAKYU, K
SASAKI, T
KITAURA, Y
ISHIDA, K
NISHIHORI, K
TOYODA, N
机构：
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1987年 / 22卷 / 05期
关键词：
D O I：
10.1109/JSSC.1987.1052810
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：755 / 761
页数：7
相关论文
共 44 条
  • [21] Evaluation of Static Noise Margin and Performance of 6T FinFET SRAM Cells with Asymmetric Gate to Source/Drain Underlap Devices
    Hu, Vita Pi-Ho
    Fan, Ming-Long
    Su, Pin
    Chuang, Ching-Te
    2010 IEEE INTERNATIONAL SOI CONFERENCE, 2010,
  • [22] A 1-K ECL GATE ARRAY IMPLEMENTED WITH FULLY SELF-ALIGNED ALGAAS GAAS HETEROJUNCTION BIPOLAR-TRANSISTORS
    HAYAMA, N
    TOMONOH, Y
    TAKAHASHI, H
    HONJO, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (10) : 1121 - 1126
  • [23] Device and circuit level suppression techniques for random-dopant-induced static noise margin fluctuation in 16-nm-gate SRAM cell
    Lee, Kuo-Fu
    Li, Yiming
    Li, Tien-Yen
    Su, Zhong-Cheng
    Hwang, Chin-Hong
    MICROELECTRONICS RELIABILITY, 2010, 50 (05) : 647 - 651
  • [24] Complementary voltage inverters with large noise margin based on carbon nanotube field-effect transistors with SiNx top-gate insulators
    Maehashi, Kenzo
    Kishimoto, Takaomi
    Ohno, Yasuhide
    Inoue, Koichi
    Matsumoto, Kazuhiko
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2012, 30 (03):
  • [25] 16X16 BIT PARALLEL MULTIPLIER BASED ON 6K GATE ARRAY WITH 0.3-MU-M ALGAAS GAAS QUANTUM-WELL TRANSISTORS
    THIEDE, A
    BERROTH, M
    HURM, V
    NOWOTNY, U
    SEIBEL, J
    GOTZEINA, W
    SEDLER, M
    RAYNOR, B
    KOEHLER, K
    HOFMANN, P
    HUELSMANN, A
    KAUFEL, G
    SCHNEIDER, J
    ELECTRONICS LETTERS, 1992, 28 (11) : 1005 - 1007
  • [26] Experimental verification of the effectiveness of a new circuit to mitigate single event upsets in a Xilinx Artix-7 field programmable gate array
    Smith, Farouk
    Omolo, Joshua
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 79
  • [27] Optical configuration acceleration on a new optically reconfigurable gate array very large scale integration using a negative logic implementation
    Moriwaki, Retsu
    Watanabe, Minoru
    APPLIED OPTICS, 2013, 52 (09) : 1939 - 1946
  • [28] A New Physical 1/f Noise Model for Double-Stack High-k Gate-Dielectric MOSFETs
    Song, Seung Hyun
    Choi, Hyun-Sik
    Baek, Rock-Hyun
    Choi, Gil-Bok
    Park, Min-Sang
    Lee, Kyung Taek
    Sagong, Hyun Chul
    Lee, Sang-Hyun
    Jung, Sung Woo
    Kang, Chang Yong
    Jeong, Yoon-Ha
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (12) : 1365 - 1367
  • [29] LOW-POWER 2K-CELL SDFL GATE ARRAY AND DCFL CIRCUITS USING GAAS SELF-ALIGNED E/D MESFETS
    VU, TT
    NELSON, RD
    LEE, GM
    ROBERTS, PCT
    LEE, KW
    SWANSON, SK
    PECZALSKI, A
    BETTEN, WR
    HANKA, SA
    HELIX, MJ
    VOLD, PJ
    LEE, GY
    JAMISON, SA
    ARSENAULT, CA
    KARWOSKI, SM
    NAUSED, BA
    GILBERT, BK
    SHUR, MS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (01) : 224 - 238
  • [30] A new 4D chaotic system with hidden attractor and its engineering applications: Analog circuit design and field programmable gate array implementation
    Abdolmohammadi, Hamid Reza
    Khalaf, Abdul Jalil M.
    Panahi, Shirin
    Rajagopal, Karthikeyan
    Viet-Thanh Pham
    Jafari, Sajad
    PRAMANA-JOURNAL OF PHYSICS, 2018, 90 (06):
12345