A 6K-GATE GAAS GATE ARRAY WITH A NEW LARGE-NOISE-MARGIN SLCF CIRCUIT

被引:6
|
作者
TERADA, T
IKAWA, Y
KAMEYAMA, A
KAWAKYU, K
SASAKI, T
KITAURA, Y
ISHIDA, K
NISHIHORI, K
TOYODA, N
机构
关键词
D O I
10.1109/JSSC.1987.1052810
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:755 / 761
页数:7
相关论文
共 44 条
  • [1] A 6K-GATE CMOS GATE ARRAY
    TAGO, H
    KOBAYASHI, T
    KOBAYASHI, M
    MORIYA, T
    YAMAMOTO, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (05) : 907 - 912
  • [2] A 6K-GATE CMOS GATE ARRAY
    KOBAYASHI, T
    TAGO, H
    MORIYA, T
    YAMAMOTO, S
    ISSCC DIGEST OF TECHNICAL PAPERS, 1982, 25 : 174 - &
  • [3] A 1K-GATE GAAS GATE ARRAY
    IKAWA, Y
    TOYODA, N
    MOCHISUKI, M
    TERADA, T
    KANAZAWA, K
    HIROSE, M
    MIZOGUCHI, T
    HOJO, A
    ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 40 - &
  • [4] A 1K-GATE GAAS GATE ARRAY
    IKAWA, Y
    TOYODA, N
    MOCHIZUKI, M
    TERADA, T
    KANAZAWA, K
    HIROSE, M
    MIZOGUCHI, T
    HOJO, A
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (05) : 721 - 728
  • [5] A 42PS 2K-GATE GAAS GATE ARRAY
    TOYODA, N
    UCHITOMI, N
    KITAURA, Y
    MOCHIZUKI, M
    KANAZAWA, K
    TERADA, T
    IKAWA, Y
    HOJO, A
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 206 - 207
  • [6] A 6K GAAS GATE ARRAY WITH FULLY FUNCTIONAL LSI PERSONALIZATION
    PECZALSKI, A
    LEE, G
    BETTEN, WR
    SOMAL, H
    PLAGENS, M
    BIARD, JR
    BURROWS, I
    GILBERT, BK
    THOMPSON, RL
    NAUSED, BA
    KARWOSKI, SM
    SAMSON, ML
    ZAHN, SK
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (02) : 581 - 590
  • [7] A 2K-GATE GAAS GATE ARRAY WITH A WN GATE SELF-ALIGNMENT FET PROCESS
    TOYODA, N
    UCHITOMI, N
    KITAURA, Y
    MOCHIZUKI, M
    KANAZAWA, K
    TERADA, T
    IKAWA, Y
    HOJO, A
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (05) : 1043 - 1049
  • [8] GAAS HETEROJUNCTION BIPOLAR 1K GATE ARRAY
    YUAN, H
    MCLEVIGE, WV
    SHIH, HD
    HEARN, AS
    ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 42 - 43
  • [9] 2K-GATE GAAS GATE ARRAY WITH A WN GATE SELF-ALIGNMENT FET PROCESS.
    Toyoda, Nobuyuki
    Uchitomi, Naotaka
    Kitaura, Yoshiaki
    Mochizuki, Masao
    Kanazawa, Katsue
    Terada, Toshiyuki
    Ikawa, Yasuo
    Hojo, Akimichi
    IEEE Journal of Solid-State Circuits, 1985, SC-20 (05)
  • [10] IGZO TFT gate driver circuit with large threshold voltage margin
    Kim, Jin-Ho
    Oh, Jongsu
    Park, KeeChan
    Kim, Yong-Sang
    DISPLAYS, 2018, 53 : 1 - 7