Recent Advances in High Performance CMOS Transistors: From Planar to Non-Planar

被引:30
作者
Datta, Suman [1 ]
机构
[1] Penn State Univ, Elect Engn, University Pk, PA 16802 USA
关键词
15;
D O I
10.1149/2.F04131if
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
Some of the latest advancements in high performance CMOS transistors are discussed. The need for further scaling of the transistors will require the transistor structure itself to evolve, while strained silicon and high-k/metalgate technologies will continue to play significant roles in advancing the existing CMOS technology. A transition for the present planar structure to non-planar, three-dimensional (3D) structures such as the tri-gate transistor is urgently needed to improve the short-channel performance and enhance scalability. This transition is inevitable as the high-k/metal gate stack with even low equivalent oxide thickness (EOT) is insufficient to control the source to drain leakage after the gate length is aggressively scaled and the source-drain extension regions approach each other. Significant interest has also been generated and progress made in the research of non-silicon electronic materials to replace the silicon channel for future logic applications, and their potential integration onto the silicon platform.
引用
收藏
页码:41 / 46
页数:6
相关论文
共 15 条
[1]   Benchmarking nanotechnology for high-performance and low-power logic transistor applications [J].
Chau, R ;
Datta, S ;
Doczy, M ;
Doyle, B ;
Jin, J ;
Kavalieros, J ;
Majumdar, A ;
Metz, M ;
Radosavljevic, M .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2005, 4 (02) :153-158
[2]   High-κ/metal-gate stack and its MOSFET characteristics [J].
Chau, R ;
Datta, S ;
Doczy, M ;
Doyle, B ;
Kavalieros, J ;
Metz, M .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (06) :408-410
[3]  
Datta S, 2005, INT EL DEVICES MEET, P783
[4]  
Datta S., 2003, INT EL DEV M IEDM TE
[5]   Nanometre-scale electronics with III-V compound semiconductors [J].
del Alamo, Jesus A. .
NATURE, 2011, 479 (7373) :317-323
[6]   High performance fully-depleted tri-gate CMOS transistors [J].
Doyle, BS ;
Datta, S ;
Doczy, M ;
Hareland, S ;
Jin, B ;
Kavalieros, J ;
Linton, T ;
Murthy, A ;
Rios, R ;
Chau, R .
IEEE ELECTRON DEVICE LETTERS, 2003, 24 (04) :263-265
[7]  
KAVALIEROS J, 2006, VLSI S, P62
[8]  
Liu L., 2011, IEEE INT EL DEV M IE
[9]   A 45nm logic technology with high-k plus metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging [J].
Mistry, K. ;
Allen, C. ;
Auth, C. ;
Beattie, B. ;
Bergstrom, D. ;
Bost, M. ;
Brazier, M. ;
Buehler, M. ;
Cappellani, A. ;
Chau, R. ;
Choi, C. -H. ;
Ding, G. ;
Fischer, K. ;
Ghani, T. ;
Grover, R. ;
Han, W. ;
Hanken, D. ;
Hatttendorf, M. ;
He, J. ;
Hicks, J. ;
Huessner, R. ;
Ingerly, D. ;
Jain, P. ;
James, R. ;
Jong, L. ;
Joshi, S. ;
Kenyon, C. ;
Kuhn, K. ;
Lee, K. ;
Liu, H. ;
Maiz, J. ;
McIntyre, B. ;
Moon, P. ;
Neirynck, J. ;
Pei, S. ;
Parker, C. ;
Parsons, D. ;
Prasad, C. ;
Pipes, L. ;
Prince, M. ;
Ranade, P. ;
Reynolds, T. ;
Sandford, J. ;
Schifren, L. ;
Sebastian, J. ;
Seiple, J. ;
Simon, D. ;
Sivakumar, S. ;
Smith, P. ;
Thomas, C. .
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, :247-+
[10]  
Mohata D. K., 2012, IEEE S VLSI TECHN HO