ORDERING OF COMBINATIONAL-CIRCUITS FOR THE ANALYSIS OF TESTS

被引：0

|

作者：

PERSHEEV, VG

YUSYAN, EE

机构：

来源：

AUTOMATION AND REMOTE CONTROL | 1979年 / 40卷 / 10期

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：1552 / 1555

页数：4

相关论文

共 50 条

[1] ANALYSIS OF CYCLIC COMBINATIONAL-CIRCUITS
MALIK, S
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (07) : 950 - 956
[2] ANALYSIS OF SIGNATURE TESTABILITY OF COMBINATIONAL-CIRCUITS
DJACHENKO, ON
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1990, (05): : 85 - 89
[3] A METHOD OF GENERATING TESTS FOR COMBINATIONAL-CIRCUITS WITH MULTIPLE FAULTS
TAKAHASHI, H
IUCHI, N
TAKAMAISU, Y
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1992, E75D (04) : 569 - 576
[4] STUDYING THE CONTROLLABILITY OF COMBINATIONAL-CIRCUITS
SKOBELEV, VG
AUTOMATION AND REMOTE CONTROL, 1988, 49 (01) : 109 - 113
[5] GRAPHICAL REPRESENTATION OF COMBINATIONAL-CIRCUITS
ZAKREVSKIJ, AD
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1990, (06): : 59 - 65
[6] CONSTRUCTION OF TESTS FOR CHECKING TREE-TYPE COMBINATIONAL-CIRCUITS
AIRAPETYAN, AN
ENGINEERING CYBERNETICS, 1983, 21 (05): : 60 - 66
[7] RING TESTING OF COMBINATIONAL-CIRCUITS
LITIKOV, IP
AUTOMATION AND REMOTE CONTROL, 1983, 44 (07) : 949 - 955
[8] IDENTIFICATION OF UNDETECTABLE FAULTS IN COMBINATIONAL-CIRCUITS
HARIHARA, M
MENON, PR
PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 290 - 293
[9] ON DELAY FAULT TESTING IN COMBINATIONAL-CIRCUITS
ANTREICH, KJ
FUCHS, K
FINK, F
FREQUENZ, 1990, 44 (3-4) : 103 - 111
[10] REDUNDANCY IDENTIFICATION AND REMOVAL IN COMBINATIONAL-CIRCUITS
MENON, PR
AHUJA, H
HARIHARA, M
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (05) : 646 - 651

← 1 2 3 4 5 →