FPGA Implementation of Pipelined CORDIC for Digital Demodulation in FMCW Radar

Now-a-days Radar Signal Processing system is gaining a great deal of attention for realization of on-chip programmable signal processor for its real time applications. Application specific systems are being implemented using wide spectrum of Digital Signal Processing (DSP) algorithms. Such is the case for COordinate Rotation Digital Computer (CORDIC) algorithm which is turned out to be widely researched topic in the field of vector rotated DSP applications. hi this paper we have designed an application specific pipelined CORDIC architecture for digital demodulation in low power, high performance FMCW Radar. A complex Digital Phase Locked Loop (DPLL) has been used for digital demodulation. The FPGA implementation of CORDIC based design is suitable because of its inherent high system throughput due to its pipelined architecture where latency is reduced in each of the pipelined stage. Substantial amount of resource utilization has been reduced in proposed design. For better loop performance of first order complex DPLL during demoduLation, the convergence of the CORDIC architecture is also optimized. Hardware synthesized result using Cadence design tools are presented.