STEADY-STATES OF AN ANALOG-DIGITAL PHASE-LOCKED LOOP SYSTEM

被引:0
|
作者
KARYAKIN, VL
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:70 / 72
页数:3
相关论文
共 50 条
  • [1] STEADY STATES OF AN ANALOG-DIGITAL PHASE-LOCKED LOOP SYSTEM.
    Karyakin, V.L.
    Telecommunications and Radio Engineering (English translation of Elektrosvyaz and Radiotekhnika), 1981, 35-36 (02): : 70 - 72
  • [2] A hybrid analog-digital phase-locked loop for frequency mode non-contact scanning probe microscopy
    Mehta, M. M.
    Chandrasekhar, V.
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2014, 85 (01):
  • [3] A phase-locked loop with embedded analog-to-digital converter for digital control
    Cha, Sooho
    Jeong, Chunseok
    Yoo, Changsik
    ETRI JOURNAL, 2007, 29 (04) : 463 - 469
  • [4] A digital phase-locked loop based LLRF system
    Fu, Xiaoliang
    Fong, Ken
    Yin, Zhiguo
    Zheng, Qiwen
    Au, Thomas
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2020, 962
  • [5] Designing, simulating, and testing an analog phase-locked loop in a digital environment
    Thatcher, TJ
    Oshima, MM
    Botelho, C
    HEWLETT-PACKARD JOURNAL, 1997, 48 (02): : 84 - 88
  • [6] Extending locked range of digital phase-locked loop by prediction estimation of states
    Zhao, Yi-Bo
    Luo, Xiao-Shu
    Zhang, Dao-Yang
    Feng, Jiu-Chao
    Tongxin Xuebao/Journal on Communications, 2008, 29 (09): : 68 - 72
  • [7] DIGITAL PHASE-LOCKED LOOP.
    Furtney Jr., R.W.
    1884, (17):
  • [8] DYNAMICS OF DIGITAL PHASE-LOCKED LOOP
    MAKSAKOV, VP
    RADIOTEKHNIKA I ELEKTRONIKA, 1988, 33 (05): : 999 - 1007
  • [9] DIGITAL PHASE-LOCKED LOOP MODELS
    BELYKH, VN
    RADIOTEKHNIKA I ELEKTRONIKA, 1979, 24 (11): : 2244 - 2253
  • [10] A Low Jitter Digital Phase-Locked Loop With a Hybrid Analog/Digital PI Control
    Jung, Seok Min
    Roveda, Janet Meiling
    2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,