SINGLE-PRECISION MULTIPLIER WITH REDUCED CIRCUIT COMPLEXITY FOR SIGNAL-PROCESSING APPLICATIONS

被引：67

作者：

LIM, YC

机构：

[1] Electrical Engineering Department, National University of Singapore

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1992年 / 41卷 / 10期

关键词：

REDUCED COMPLEXITY MULTIPLIER; SIGNAL PROCESSING VLSI; SINGLE-PRECISION ARITHMETIC;

D O I：

10.1109/12.166611

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

When two numbers are multiplied, a double-wordlength product is produced. In applications where only the single-precision product is required, the double-wordlength result is rounded to single-precision. Hence, in single-precision applications, it is not necessary to compute the least significant part of the product exactly. Instead, it is only necessary to estimate the carries generated in the computation of the least significant part that will ripple into the most significant part of the product. This will produce single-precision multiplier with significantly reduced circuit complexity. In this paper, we present three novel methods for realizing this class of reduced complexity single-precision multipliers. Their performances are also analyzed.

引用

页码：1333 / 1336

页数：4

共 8 条

[1] CAVANAGH JJF, 1985, DIGITAL COMPUTER ARI
[2] GNANASEKARAN R, 1985, IEEE T COMPUT, V34, P741, DOI 10.1109/TC.1985.1676620
[3] HWANG K, 1979, COMPUTER ARITHMETIC
[4] A SINGLE CHIP PARALLEL MULTIPLIER BY MOS TECHNOLOGY
NAKAMURA, S
CHU, KY
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (03) : 274 - 282
[5] A PIPELINED 330-MHZ MULTIPLIER
NOLL, TG
SCHMITTLANDSIEDEL, D
KLAR, H
ENDERS, G
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (03) : 411 - 416
[6] Oppenheim Alan V, 1975, DIGIT SIGNAL PROCESS
[7] RABINER LR, 1975, THEORY APPLICATION D
[8] SHEN JP, 1984, IEEE T COMPUT, V33, P554, DOI 10.1109/TC.1984.1676480

← 1 →